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Abstract—Recently gigahertz frequencies have been reported 
with black phosphorus (BP) field-effect transistors (FETs), yet the 
high-frequency performance limit has remained unexplored. Here 
we project the frequency limit of BP FETs based on rigorous 
atomistic quantum transport simulations and the small-signal 
circuit model. Our self-consistent non-equilibrium Green’s 
function (NEGF) simulation results show that semiconducting BP 
FETs exhibit clear saturation behaviors with the drain voltage, 
unlike zero-bandgap graphene devices, leading to >10 THz 
frequencies for both intrinsic cutoff frequency (fT) and unity 
power gain frequency (fmax). To develop keen insight into practical 
devices, we discuss the optimization of fT and fmax by varying 
various device parameters such as channel length (Lch), oxide 
thickness, device width, gate resistance, contact resistance and 
parasitic capacitance. Although extrinsic fT and fmax can be 
significantly affected by the contact resistance and parasitic 
capacitance, they can remain near THz frequency range (fT = 900 
GHz; fmax = 1.2 THz) through proper engineering, particularly 
with an aggressive channel length scaling (Lch ≈ 10 nm). Our 
benchmark against the experimental data indicates that there still 
exists large room for optimization in fabrication, suggesting 
further advancement of high-frequency performance of 
state-of-the-art BP FETs for the future analogue and 
radio-frequency applications. 
 
Index Terms—Black phosphorene, field-effect transistor, cutoff 
frequency, unity power gain frequency, non-equilibrium Green’s 
function, small-signal circuit model 
I. INTRODUCTION 
WO-DIMENSIONAL (2D) materials are very intriguing 
for next-generation electronic devices due to their unique 
physical properties such as compelling electrical 
characteristics, large immunity to aggressive scaling, excellent 
optical and mechanical properties [1], [2]. For more than a 
decade, graphene has been explored extensively, and it turned 
out that graphene is promising for radio-frequency (RF) 
applications [3] rather than switching devices mainly due to its 
ultra-high carrier mobility (~10,000 cm2V-1s-1) [4] and high 
saturation velocity (> 3×107 cm s-1) [5] yet inherently large 
leakage current. Graphene field-effect transistors (FETs) 
exhibit as comparably high cutoff frequency (fT) as 
state-of-the-art InAs high-electron-mobility transistors 
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(HEMTs) and GaAs metamorphic HEMTs [3], [6]–[8], 
although III-V semiconductors (~1 THz) [9] still outperform 
graphene FETs. The fT of graphene FET (GFET) can reach a 
few hundred GHz when channel length scales down below 100 
nm [10]. However, the unity power gain frequency (fmax) of 
GFETs is significantly limited due to its poor saturation 
behavior of drain current. The highest reported fmax is ~50 GHz, 
which is far less than fT [11]. Moreover, its large output 
conductance (gd) also significantly limits the intrinsic voltage 
gain of GFETs. To overcome such limitations, a large band gap 
as well as high carrier mobility would be required, and black 
phosphorus (BP) can be an outstanding contender for 
high-frequency applications among many 2D materials. 
Black phosphorus is a layered material with high hole 
mobility (10,000 cm2V-1s-1) and a thickness-dependent direct 
band gap ranging from 0.3 eV (bulk) to 2 eV (monolayer) [12], 
[13]. Even at its early stage, BP FETs have demonstrated high 
field-effect mobility (~1,000 cm2V-1s-1) and a high on-off 
current ratio (>105) [14], [15], which are critically important 
not only for high-performance logic circuits but also for 
high-frequency applications. Recently, gigahertz frequencies 
(fT = 17.5 GHz; fmax = 14.5 GHz) have been reported with BP 
FETs on a bendable substrate [16], [17]. However, the 
performance of BP FETs is currently limited by various factors. 
For example, the source/drain contact resistance (RS/D) of BP 
FETs is relatively high (~5 kΩ∙µm) [17] compared to that of 
GFETs, for which RS/D = 0.1 kΩ∙µm was reported [18], [19]. 
Gate resistance (RG) can be another limiting factor for fmax, and 
parasitic resistance (Cp) can also significantly affect the 
extrinsic performance of the device negatively [20]. As the 
high-frequency performance limit of BP FETs has remained 
unexplored yet, it would be worth investigating BP FETs based 
on rigorous models and numerical simulations before more 
extensive experimental efforts will be made. 
In this study, we investigate the high-frequency performance 
limit of BP FETs using self-consistent quantum transport 
simulations and the small-signal circuit model. We thoroughly 
explore the effects of various device parameters on fT and fmax 
by varying equivalent oxide thickness (EOT), channel length 
(Lch), device width (W), RG, RS/D and Cp. Our simulation results 
reveal that BP FETs can exhibit as good fT as GFETs. 
Furthermore, fmax of BP FETs is not limited, unlike that of 
GFETs, enabling near THz frequencies for both fT and fmax with 
proper engineering. Our benchmark against experimental data 
indicates that there exists huge room for optimization, to boost 
the high-frequency performance of BP FETs, particularly with 
channel length scaling. 
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II. APPROACH  
A. Device Structure 
Figure 1 (a) shows a schematic device structure of a 
simulated BP FET. Monolayer BP is used for the channel as it 
can provide better performance than multilayer BP in the 
conventional FET structure [21]. A single-gate device structure 
is considered following the recent experimental 
demonstrations, and Al2O3 (κ = 9) is used for the gate oxide 
[17], [22]. For a nominal device, we set the following device 
parameters: 15-nm channel length and 3-nm-thick gate 
dielectric (equivalent oxide thickness of EOT = 1.3 nm). Source 
and drain extensions are p-doped, where Ohmic contact is 
achieved with a doping concentration of 1.3×1013 cm-2. We 
assume that metal electrodes are deposited as shown in Fig. 
1(a). Device parameters such as channel length, contact 
resistance and parasitic capacitances will be varied to explore 
their impacts on the device performance. 
 
B. Numerical Simulations 
Transport properties of BP FETs are simulated based on the 
non-equilibrium Green’s function (NEGF) formalism within a 
tight-binding (TB) approximation, self-consistently with the 
Poisson’s equation [23]. To accurately describe electronic 
states of monolayer black phosphorus, five TB parameters (t1 = 
−1.220 eV, t2 = 3.665 eV, t3 = −0.205 eV, t4 = −0.105 eV, t5 = 
−0.055 eV) are used in the Hamiltonian matrix [24]. 
Considering the anisotropic nature of the band structure of 
black phosphorus, we took the armchair orientation for the 
transport direction due to its light hole effective mass (mhx = 
0.19m0) for the p-type conduction. Ballistic transport is 
assumed considering relatively short channel length with 
NEGF simulations, and the effect of scattering is treated 
separately based on the Landauer-Lundstrom-Datta model [25] 
in section F of the results. The large dimension of the device 
width is treated by a mode space approach with a periodic 
boundary condition. Charge density and current are calculated 
by using numerical summation of the transverse momentum. 
Therefore, device characteristics such as current and 
transconductance are given per unit width, with which different 
widths of devices (e.g., 1 µm or 10 µm) are considered. Open 
boundary condition is treated by contact self-energies [26]. 
Power supply voltage of VDD = 0.5 V is used, and the room 
temperature is assumed. 
 
C. Equivalent Small-Signal Circuit Model 
Quasi-static treatment is used to assess high-frequency 
performance following standard procedures [27]. The 
steady-state channel charge (Qch) and drain current (ID) are 
computed by performing self-consistent DC simulations. The 
intrinsic gate capacitance (Cgg) and transconductance (gm) are 




,    𝑔- =
%.+
%)* )+
.                     (1) 
Similarly, intrinsic gate-to-drain capacitance (Cgd) and the 





,   𝑔/ =
%.+
%)+ )*
.                    (2) 
Then, we can obtain gate-to-source capacitance as 
𝐶#1 = 𝐶## − 𝐶#/.                                            (3) 
In this study, the main interest lies in cutoff frequency (unity 
current gain frequency) fT and unity power gain frequency fmax 
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where RG is the gate resistance and it can be determined by 
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RSHG is the gate sheet resistance of metal gate being related to 
the gate metal’s resistivity (ρG) and thickness (ΛG) as 𝑅DEB =
K*
L*
. α is 1/3 when the gate terminal is brought out from one side, 
and 1/12 when connected to both sides. W and L are the width 
and the length of gate metal per finger, respectively. N is the 
number of fingers. We assumed that the gate metal is connected 
from one end (α = 1/3) and a single finger structure is used (N = 
1) for the nominal device. 
In practical devices, fT and fmax can be significantly limited by 
other device parameters such as source/drain contact resistance 
and parasitic capacitances. The extrinsic fT is calculated as 
𝑓3 =
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where Ψ1, Ψ2 and Ψ3 are  
ΨI = 𝑅B 𝑅D + 𝑅W 𝐶##,X𝑔/ + 𝐶#/,X𝑔-
5 + 𝐶##,X 𝐶##,X𝑔/ + 𝐶#/,X𝑔-   (9a) 
Ψ5 = 𝑅W 𝑅D 𝐶##,X𝑔/ + 𝐶#/,X𝑔-
5 + 𝐶#/,X 𝐶/#,X𝑔/ + 𝐶//,X𝑔-               (9b) 
ΨY = 𝑅D 𝑔- 𝐶##,X − 𝐶#/,X 𝐶#/,X − 𝐶//,X + 𝑔/ 𝐶##,X − 𝐶#/,X 𝐶##,X − 𝐶/#,X  
(9c) 
and the capacitance with subscript t is the total capacitance 
considering various parasitic components: 
 
Fig. 1. (a) Device structure of a simulated black phosphorus (BP) field-effect 
transistor (FET). Monolayer BP is used for the channel, and the source/drain 
is p-doped forming an Ohmic contact. Single-gate geometry is used. (b) 
Small-signal equivalent circuit of the BP FET. gm and gd are the 
transconductance and the output conductance; RG, RS, and RD are the gate 
resistance, the source and the drain contact resistance, respectively; Cgs, Cgd , 
and Csd are the small-signal gate-to-source, the gate-to-drain, and the 
source-to-drain capacitance, respectively. 
 
Fig. 2. (a) ID–VG characteristics of a nominal BP FET at VD = -0.5 and -0.7 
V. (b) ID–VD characteristics of the same device at VG = -0.8 and -1 V. 
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𝐶##,X = 𝐶## + 𝐶#/,Z + 𝐶#1,Z                    (10a) 
𝐶#/,X = 𝐶#/ + 𝐶#/,Z                                  (10b) 
𝐶/#,X = 𝐶/# + 𝐶/#,Z                                   (10c) 
𝐶//,X = 𝐶// + 𝐶/#,Z + 𝐶/1,Z.                  (10d) 
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where we treat Cdg and Cdd being zero as the variation of charge 
inside the drain is negligible. Based on a planar MOSFET 
structure, we estimate Cp induced by the contacts as [27]: 
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where 𝜖D and 𝜖\ are dielectric constant of semiconductor and 
air, respectively, LG is the gate length, and K(k) is the complete 
elliptic integral of the first kind, defined as 
𝐾 𝑘 = /f
(I_fS)R/S(I_`SfS)R/S
I
\  .                     (13) 
The inductance of contact is ignored in the small-signal circuit 
as its impact is negligible compared to those of contact 
resistance and parasitic capacitance [27]–[30]. 
III. RESULTS  
A. Transfer and Output Characteristics of BP FETs 
First, we have plotted the intrinsic transfer and output 
characteristics of the nominal device based on the 
self-consistent NEGF quantum transport simulations. Figure 
2(a) shows the ID–VG characteristics of the BP FET at VD = -0.5 
and -0.7 V in linear scale (left axis) and logarithmic scale (right 
axis). It exhibits large on current (Ion > 1.5 mA/µm), large 
transconductance (gm ~6.4 mS/µm), large on/off current ratio 
(Ion/Ioff reaches 4.8×107 and 1.8×1010 at VDD = -0.5 V and -0.7 V, 
respectively), and excellent switching characteristics with 
small subthreshold swing (SS = 64.8 mV/dec).  One of the main 
advantages of monolayer BP over graphene is the presence of a 
large band gap, which enables a clear saturation behavior in ID–
VD characteristics as shown in Fig. 2(b). Output conductance of 
gd = 147 µS/µm and 62 µS/µm are achieved at VG = -1 V and 
-0.8 V, respectively, even with a short channel length (15 nm).  
 
B. Effect of EOT 
In general, the efficiency of gate control is critical for the 
device performance of field-effect transistors [21]. Higher gate 
efficiency can be realized in various manners: by using 
double-gate geometry, high-κ dielectric, or thinner gate oxide. 
For switching devices, smaller EOT is generally preferred for 
steep subthreshold slope, large Ion/Ioff and large gm. However, it 
could be different for high-frequency applications, and 
therefore, we investigate the effect of EOT on the intrinsic fT by 
varying it from 0.5 to 25 nm. Since the intrinsic fT is a function 
of transconductance and gate capacitance, gm and Cgg are 
plotted in Fig. 3(a) and 3(b), respectively, where both increase 
as EOT is scaled down. Figure 3(c) shows the intrinsic fT as a 
function of EOT, and the peak value of 5.7 THz is achieved at 
EOT = 5 nm. Therefore, in the subsequent discussion, we will 
use EOT = 5 nm to evaluate high-frequency performance of BP 
FETs. It should be noted that the peak value of intrinsic fT is not 
achieved with the thinnest EOT considered in our simulations, 
which is due to the fact that the increase of Cgg prevails over 
that of gm as EOT scales down less than 5 nm.  
 
C. Effect of Channel Length Scaling 
We investigate the effect of channel length scaling on the 
intrinsic high-frequency performance of BP FETs by varying 
the channel length from 5 to 150 nm. Figures 4(a) and 4(b) 
show the gm and Cgg as a function of Lch, respectively, for a 
fixed EOT of 5 nm. While our ballistic transport simulation 
results show that gm is nearly constant for the channel longer 
than 30 nm, it decreases as the channel length scales down less 
than 30 nm due to the short-channel effects. The intrinsic gate 
capacitance is extracted from our numerical simulation results 
at VG = -1.3 V, and the Cgg exhibits nearly linear dependence to 
the channel length. Then, we have plotted the intrinsic fT vs. 
1/Lch, which shows nice linearity for long-channel devices but it 
starts to deviate from 1/Lch dependence for Lch < 30 nm due to 
the degradation of gm. The similar trend was also observed in 
graphene FETs [31]. To show the linearity of fT to 1/Lch for the 
long-channel devices, we have plotted a guideline (dashed line) 
in Fig. 4(c) with fT = 100 GHz∙µm/Lch, which is, surprisingly, 
very similar to that of graphene FETs reported earlier [32]. 
Although semiconducting black phosphorus has relatively 
lower mobility than graphene, BP FETs can exhibit as 
comparable cutoff frequency as graphene FETs due to 
relatively smaller Cgg. 
 
Fig. 3. (a) gm, (b) small-signal intrinsic gate capacitance Cgg, and (c) intrinsic cutoff frequency fT as a function of EOT varying from 0.5 to 25 nm. The  gm 
and Cgg are extracted at Ion = 1 mA/µm from the simulation results. 
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One of the most significant drawbacks of graphene FETs for 
high-frequency applications is the limited unity power gain 
frequency. It has been observed from many experiments that 
fmax is significantly lower than fT in graphene FETs [3], [7]. This 
is attributed to the fact that graphene is semi-metal and hence 
the current cannot be saturated with increasing the drain voltage. 
On the other hand, semiconducting BP-based FETs can offer 
significantly smaller gd along with large fT, which makes BP 
FETs attractive for high-frequency applications. Figure 4(d) 
shows the output conductance as a function of Lch, which is 
extracted from the numerical simulations at VD = -0.5 V.  We 
notice that gd increases slowly as Lch decreases from 150 nm to 
30 nm, where the gate controls the electrostatic potential in the 
channel region well, and the gd can be as low as 13 µS/µm at 
150-nm channel, which is smaller than that of graphene FETs 
by two orders of magnitude [28]. However, as the channel 
length further scales down below 30 nm, gd increases 
significantly due to the short-channel effect, but the gd of BP 
FETs still remain one order smaller than that of graphene FETs 
[28].  
The gate-to-drain capacitance for various channel length is 
shown in Fig. 4(e), which is also extracted from the numerical 
simulation results at VD = -0.5 V. As the channel length scales 
down from 150 nm to 15 nm, Cgd is also linearly decreased, 
which can be explained by the strong correlation of the channel 
charge to the length of device, considering that Cgd is 
proportional to ΔQch for a given VD variation as shown in Eq. 
(2). Notably, the channel length dependence of Cgd becomes 
even more significant (i.e., Cgd vs. Lch shows a steeper slope) at 
Lch < 15 nm, where the ΔQch for a given VD variation becomes 
more susceptible to the change of channel length due to 
short-channel effect.  
The intrinsic unity power gain frequency is plotted in Fig. 4(f) 
using the intrinsic fT, gd, and Cgd evaluated above for a gate 
resistance. In general, RG depends on the geometry of device 
and the actual fabrication process of the gate electrode (e.g., the 
number and the width of gate fingers, and the materials of the 
gate). Here we use a single-finger metal gate reached out from 
one side, and the width of transistor is assumed to be W = 1 µm. 
Unlike the cutoff frequency, fmax is significantly affected by the 
device width, and the detailed investigation on its effect will be 
reserved for a later discussion. As can be seen from Eq. (6), 
distributed gate resistance is linearly proportional to W and 
RSHG. Few decades ago, RG was the most limiting factor for 
polysilicon gate. Nowadays, however, the use of metal gate has 
enabled a considerable reduction of RSHG. The intrinsic fmax is 
investigated in Fig. 4(f) using RSHG = 2 Ω/☐ [33], [34]. The 
peak value is observed to be 14 THz at ~30 nm channel length, 
where two competing terms exist as shown in Eq. (5): fmax is 
mainly dictated by 2π fT Cgd for long-channel devices, whereas 
gd becomes predominant for short-channel devices. 
 
D. Effect of Contact Resistance 
So far, we have investigated the intrinsic performance 
without considering contact resistances and parasitic 
capacitances. Now we will extend our discussion to the 
extrinsic fT and fmax. First, we focus on the effect of contact 
resistance, and the impact of parasitic capacitance will be 
discussed separately in the following section. RS/D has been 
known as one of the limiting factors of device performance in 
2D material electronics [30]. By carefully choosing source and 
drain metal and optimizing fabrication processes, low RS/D 
(0.1–0.78 kΩ∙µm) has been realized for graphene and MoS2 
devices [35], [36]. In case of BP FETs, 5 kΩ∙µm could be a 
typical value extracted from recent experiments [17], [37], [38]. 
First, we have taken this value along with W = 1 µm and RSHG = 
2 Ω/☐ to investigate the extrinsic fT and fmax. Figure 5 shows 
that both fT and fmax can be ~500 GHz at Lch = 10 nm and 
reduces as the channel length increases, resulting in a half peak 
value when Lch = 150 nm. If the contact resistance is reduced 
significantly to 0.58 kΩ∙µm, which is the lowest value reported 
for BP FETs [39], the extrinsic fT and fmax can be tremenduously 
improved. By reducing the contact resistance from 5 kΩ∙µm to 
0.58 kΩ∙µm, the peak values of fT and fmax can be enhanced by 7 
times, leading to ~3.5 THz, if parasitic capacitance is ignored. 
 
E. Effect of Parasitic Capacitance 
 
Fig. 4. Intrinsic fT and unity power gain frequency fmax calculated for various 
Lch with a fixed EOT of 5 nm at the on state (VG = -1.3 V; VD = -0.5 V). 
Channel length dependence of (a) gm, (b) Cgg, (c) intrinsic fT, (d) gd, (e) Cgd, 
and (f) intrinsic fmax for gate sheet resistance of RSHG = 2 Ω/sq with a fixed 
device width of W = 1 µm. The dashed line in (c) shows the linear fitting for 
long-channel devices with fT = 100 GHz∙µm/Lch. 
 
Fig. 5. Effect of contact resistance RS/D on extrinsic fT and fmax ignoring 
parasitic capacitance. (a) Extrinsic fT and (b) fmax for RS/D = 0.58 and 5 
kΩ∙µm with W = 1 µm and RSHG = 2 Ω/sq.  
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In practice, parasitic capacitance is one of the most important 
factors to consider when evaluating fT and fmax as Cp is very 
sensitive to device size and geometry. Based on the planar 
device structure shown in Fig. 1(a), we calculate the parasitic 
capacitance using Eqs. (12a)–(12c), where metal line width 
(LS/D), the spacing between the gate and the source/drain metal 
(LGS/GD), and the gate length (LG = Lch) determine the parasitic 
capacitance. We used three different values of 14 nm, 200 nm 
and 1 µm for LGS/GD with LS/D = 200 nm, and we have Cgs,p = 
Cgd,p = Cdg,p according to the conditions considered in this study. 
In Figs. 6(a)-(d), the parasitic capacitances are evaluated at 
various channel length for three different LGS/GD and compared 
to their intrinsic values (dashed lines in Figs. 6(a)-(c)). As the 
metal lines are getting closer (with smaller LGS/GD), parasitic 
capacitances increase significantly at all channel lengths.  
When a transistor is operated in the saturation region, the 
intrinsic Cgd is negligible, but its parasitic capacitance is not. 
For example, with LGS/GD = 14 nm, Cgd,p is greater than Cgd by 
3-4 times for the channel length from 15 to 150 nm as shown in 
Fig. 6(a). Therefore, Cgd,p plays an important role for the 
extrinsic fT and fmax. On the other hand, Cgs,p and Cgg,p could be 
less critical since the intrinsic Cgs and Cgg are large in the 
saturation region, and impact of Cgs,p and Cgg,p would be 
relatively insignificant, especially for long channel devices, as 
shown in Figs. 6(b) and 6(c). However, our results reveal that 
Cgs,p and Cgg,p become comparable to or even larger than 
intrinsic capacitances for the short-channel devices. Moreover, 
as LGS/GD decreases, the contribution by the parasitic 
components becomes more dominant in the total gate 
capacitance Cgg,t for a given channel length, as can be seen in 
Fig. 6(c). Figure 6(d) shows Cds,p for different LGS/GD as a 
function of channel length, which exhibits that Cds,p increases as 
the channel length scales down, unlike other parasitic 
capacitances discussed above, due to the strong interaction 
between source and drain metal lines.    
Considering all parasitic capacitances and intrinsic ones 
along with contact resistance, we have plotted the extrinsic fT 
and fmax in Figs. 6(e) and 6(f). When comparing these with the 
dashed lines in Figs. 5(a) and 5(b), we can clearly see the 
following distinctions. First, the values are significantly 
reduced. Second, the extrinsic fT and fmax exhibit large 
degradation at extremely scaled channel lengths. The peak 
values are found at ~15 nm channel: the maximum fT varies 
from 600 GHz to 1.1 THz; the maximum fmax from 800 GHz to 
1.4 THz under different parasitic capacitances. 
 
F. Effect of Scattering 
So far, we have ignored the effect of scattering. Although we 
focus on relatively short channel lengths for the maximum fT 
and fmax in this study, in order to minimize the gap between our 
assessment and the actual measurements, we take the effect of 
scattering into account using 𝐼Zjkl =
m4no
G'(@m4no
𝐼p:q, where λmax 
is the peak mean free path of BP, Ibal is the ballistic current 
determined by the NEGF simulations, and Iproj is the projected 
current considering scattering [25]. To determine λmax, we have 
taken the measurement data (ID–VG plot) from Ref. [17] and 
followed the approach outlined in Ref. [40]. Figures 7(a) and 
7(b) show the field-effect mobility and mean free path of black 
phosphorus. The extracted peak mobility is 245 cm2V-1s-1, 
which is in good agreement with Ref. [17] and the 
corresponding mean free path turns out to be 14 nm. The 
consequent gm and gd after considering the scattering effects are 
shown in Figs. 4(a) and (d) with dashed lines, respectively, 
where apparent degradation can be observed particularly for the 
long-channel devices. We assume that scattering has negligible 
impacts on intrinsic capacitance for the size of devices 
considered in this study [28], [41], and parasitic capacitance is 
determined solely by the device structure, not by scattering. 
 
Fig. 6. Parasitic capacitances and their effects on extrinsic fT and fmax with 
various Lch. (a) parasitic small-signal gate-to-drain capacitance Cgd,p, (b) 
gate-to-source capacitance Cgs,p, (c) gate capacitance Cgg,p, and (d) 
drain-to-source capacitance Cds,p as a function of Lch for three different 
source/drain to gate metal distances LGS/GD of 14 nm, 200 nm and 1 µm, with 
a fixed W = 1 µm. In (a)-(c), dashed lines represent the intrinsic values for 
comparison. (e) Extrinsic fT and (f) fmax as a function of Lch with RS/D = 0.58 
kΩ∙µm, RSHG = 2 Ω/sq and W = 1 µm. 
 
Fig. 7. (a) Field-effect mobility and (b) mean free path extracted from 
experiment (Ref. [17]). (c) Extrinsic fT and (d) fmax are calculated considering 
the scattering effect along with contact resistances and parasitic capacitances.  
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The corresponding extrinsic fT and fmax are plotted in Figs. 
7(c) and 7(d) with RS/D = 0.58 kΩ∙µm, moderate gate sheet 
resistance (RSHG = 2 Ω/☐) and W = 1 µm for three different 
parasitic capacitances. The peak values can be found at Lch of 
10–15 nm. Although scattering affects the extrinsic fT and fmax 
of long-channel devices significantly (fT and fmax become only 
50 GHz and 200 GHz, respectively, at Lch = 150 nm), their 
impacts can be minimal for the short channel region where the 
peak frequencies are achieved. Even with scattering, the 
maximum fT ranges from 500 to 900 GHz; the peak fmax from 
650 GHz to 1.15 THz for different parasitic capacitances. 
 
G. Effect of Device Width  
In theory, fT is not a function of device width since the units 
of both gm in the numerator and capacitances in the 
denominator in Eq. (7) are given per unit width, and the width 
information is cancelled out. However, things will be different 
for fmax because the distributed gate resistance is proportional to 
the device width. We have studied the effect of W on the 
extrinsic fmax in Fig. 8 by considering W = 1 and 10 µm under 
RS/D = 0.58 kΩ∙µm, RSHG = 2 Ω/☐, and LGS/GD = 200 nm. In 
general, smaller device width is preferable for high fmax, and the 
peak fmax of W = 1 µm is 5 times larger than that of W = 10 µm 
with α = 1/3 (solid lines). Alternatively, fmax can be improved 
with a smaller gate resistance by using the gate terminal 
brought out from both sides, where α becomes 1/12. The blue 
dashed line in Fig. 8 indicates that huge improvement can be 
achieved with α = 1/12 if the width of device is large. For 
example, the peak fmax can be enhanced by 100% if α is changed 
from 1/3 to 1/12 for W = 10 µm. However, the gain of α = 1/12 
can be quite small (less than 10%) if high fmax is already 
achieved with a small width (W = 1 µm). 
 
H. Performance Limit Projection and Benchmark 
Finally, the high-frequency performance limit is projected in 
Fig. 9 based on optimal device parameters to achieve the 
maximum fT and fmax. By using RSHG = 0.02 Ω/☐ [20], [27] with 
α = 1/12, W = 1 µm, LGS/GD = 1 µm and RS/D = 0.58 kΩ∙µm, the 
peak fT of 900 GHz and the peak fmax of 1.2 THz are projected at 
Lch = 10 nm. In order to benchmark against experimental data 
[16], [17], we have extrapolated the simulation results up to 
1-µm channel length. The measurement data show fT of 17.5 
GHz and fmax around 14.5 GHz at 250 nm [17], which are still 
quite smaller than the values projected in Fig. 9. This indicates 
that there exists large room to improve in fabrication through 
optimization and engineering various parameters discussed in 
this study. According to our results shown in Fig. 9, realization 
of a short-channel BP FET is strongly suggested as both fT and 
fmax exhibit significant improvement if Lch becomes shorter than 
100 nm. With an aggressive scaling of channel length, beyond 
THz fmax can be achievable with a BP FET, making it very 
attractive for the future high-frequency applications.  
IV. DISCUSSION  
Since BP has a highly anisotropic band structure, it would be 
useful to discuss the effect of different orientation. The main 
significance of heavier effective mass with zigzag orientation 
in the transport direction is twofold: (i) Ballistic current is 
reduced due to the small carrier velocity and the less number of 
transverse mode [42], [43]. (ii) Scattering mean free path 
becomes shorter due to the heavier effective mass, resulting in 
lower mobility, as supported by recent experiment [44]. 
Consequently, it is expected that fT and fmax will be limited in 
zigzag transport direction as compared with armchair 
orientation. On the other hand, in theory, contact resistance 
would remain unaffected by different orientations since 
thermionic emission current in a two-dimensional system 
depends on density-of-states effective mass [45]. Recent 
experimental studies also exhibited that the measured current, 
transconductance, and field-effect mobility are significantly 
limited in zigzag orientation [39], [44], which indicates that the 
impacts of effective mass on the ballistic current, mobility, and 
scattering mean free path are not altered by the minimal 
influence of different orientations on the contact resistance. 
In this study, we used the quasi-static approach considering 
the equivalent capacitive and resistive elements but neglecting 
the inductive elements, as is widely used in similar studies 
[28]–[32], [46], [47]. To validate our approach, we evaluated 
the LC characteristic frequency 𝑓G8 = 1 2𝜋 𝐿`𝐶##  for 
the simulated BP FETs, using the kinetic inductance [Lk = 
(m*/pq2)(Lch/W); p and q are hole density per unit area and 
elementary charge] and Cgg extracted from the simulated data, 
leading to fLC ~9 THz for 15 nm channel device. This is 
significantly higher than the peak frequencies of ~1 THz 
evaluated in this study (Fig. 9), thus validating the quasi-static 
approximation. Nonetheless, further work will be needed to 
examine the exact role of kinetic inductance and 
non-quasi-static effects through time-dependent transport 
simulations, which is beyond the scope of this study. 
 
 
Fig. 9. Performance limit projection of extrinsic fT and fmax at RS/D = 0.58 
kΩ∙µm, RSHG = 0.02 Ω/sq, 𝛼 = 1/12 and W = 1 µm, considering scattering 
and small parasitic capacitance (LGS/GD = 1 µm). 
 
Fig. 8. The effects of device width and 𝛼 on extrinsic fmax at various Lch 
with RS/D = 0.58 kΩ∙µm and RSHG = 2 Ω/sq, considering scattering and 
moderate parasitic capacitance (LGS/GD = 200 nm).  
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V. CONCLUSION  
By using atomistic quantum transport device simulations and 
equivalent small-signal circuit model, high-frequency 
behaviors of BP FETs are studied. We have investigated 
intrinsic and extrinsic fT and fmax considering source/drain 
contact resistance, parasitic capacitance, distributed gate 
resistance, and device width, and have discussed the impact of 
each device parameter on the high-frequency performance one 
by one. Our simulation results and assessment not only reveal 
the great potential of BP FETs for high-frequency applications, 
but also shed light on the proper direction to optimizations. The 
main points of this study can be summarized as follows: 
1) BP FETs exhibit clear saturation behaviors with 
increasing drain voltage, unlike graphene FETs, resulting 
in >10 THz frequencies for both intrinsic fT and fmax. 
While intrinsic fT increases monotonically with channel 
length scaling, fmax starts to degrade at Lch < 30 nm. 
2) Although extrinsic fT and fmax are significantly affected by 
contact resistance and parasitic capacitance, they can 
remain near THz frequency range (fT = 900 GHz; fmax = 
1.2 THz) through proper engineering, particularly with an 
aggressive channel length scaling (Lch ≈ 10 nm).  
3) In spite of significantly lower mobility of semiconducting 
BP compared to that of semi-metallic graphene, fT of BP 
FETs can be comparable to that of graphene FETs. 
Moreover, fmax of BP FET is unconstrained due to large 
output resistance. Although the measurement data shows 
relatively lower values (fT = 17.5 GHz; fmax = 14.5 GHz at 
Lch = 250 nm)[17]  simply because BP FETs are still in 
their infancy yet, our assessment and benchmark indicate 
that there exists large room for optimization, suggesting 
further advancement of high-frequency performance of 
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